## DR. BABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY, LONERE – RAIGAD -402 103

**END-SEM EXAMINATION Winter Examination – December 2019** 

Branch: M.Tech. (Electronics Engineering)	Sem.:- I
Subject with Subject Code:- VLSI System Design (MTEEC103)	Marks: 60
Date:- 17/12/2019	Time:- 3 Hr.
Instructions:- i) Assume suitable data	
ii) Attempt any five questions	
iii) Each question carries twelve marks	
Q.No.1 a)Draw dynamic latch circuit and explain it. Also draw stick dynamic latch using transmission gate.	
b) What is function of re-circulating quasi static latch? Explain v Q.No.2 a) What is mean by Pseudo NMOS Logic? Why use a Pseudo Control of the Control of	
b) What is mean by Domino Logic? Illustrate a Domino OF	R Gate. (6)
Q.No.3 a) Design layout of CMOS Inverter and explain the layout	
rule.	(0)
b) Define Noise margin. Explain low noise and high noise	margin with (6)
Transfer characteristics of CMOS Inverter.	
Q.No.4 a) Design the static Complementary pull up and pull dow	vn (6)
network for the following Function:	
i) $F1 = \overline{(A+B+C)}$	
ii) $F2 = \overline{(A+B+C).D}$	
b) How to reduce power consumption in CMOS logic? Explain	n in detail (6)
Q.No.5 a) What is mean by Block Placement and Channel definition planning? Elaborate in detail with diagram	n in Floor (6)
b) Draw a generic Integrated Circuit Design flow? Explain	all stens in (6)
detail.	· un scops in (o)
Q.No.6 a) Define Logical effort. How to measure logical effort. Calc	ulate the logical
effort for Inverter, Two input NAND gate and two input N	
b) What are the one phase clocking rules for Flip flops and	
clocking disciplines for latches?	
Paper End	